Abstract-Flash memory based on floating gate transistor is the most widely used memory technology in modern microelectronic applications. We recently proposed a new concept of multilayer graphene nanoribbon (MLGNR) and carbon nanotube (CNT) based floating gate transistor design for future nanoscale flash memory technology. In this paper, we analyze the programming and erasing by the tunneling current mechanism in the proposed graphene-CNT floating gate transistor. In this paper, we have investigated the mechanism of programming current and the factors that would influence this current and the behavior of the proposed floating gate transistor. The analysis reveals that programming is a strong function of the high field induced by the control gate, and the thicknesses of the control oxide and the tunnel oxide.
I. INTRODUCTION
Non-volatile flash memory is the most widely used memory devices in most of the portable and mobile electronics. Floating gate transistor (FGT) is the fundamental building block of the flash memory. Due to physical and material limitations further scaling of conventional silicon based floating gate transistors will not longer be possible in near future. Graphene and carbon nanotube (CNT) have emerged as highly potential future platforms for nonvolatile memories due to the extraordinary electrical, mechanical, thermal and physical properties of graphene and CNT. In our recent work [10] , we presented the concept of a multilayer graphene nanoribbon (MLGNR) and Carbon nanotube (CNT) based floating gate transistor design for nonvolatile memory application. The conceptual design is shown in Figure 1 [10] . In the proposed floating transistor the logic '0' and '1' states are determined by the programming and erase operations respectively. Under the influence of a positive control gate voltage electrons are accumulated on the floating gate (programming) that translates to logic state '0'. A negative voltage applied at the control gate leads to the depletion of electrons (erase) that translates to the logic state '1'. The electron accumulation and depletion are accomplished by tunneling -a process by which an electron passes through a barrier without physical conduction path. Ideally, an insulating oxide barrier doesn't allow charge to pass through it. However, at high electric field and thin oxide thickness tunneling takes place. The tunneling effect becomes more prominent as device dimensions enter deep into nanometer scale while electric field strength is on the rise as supply voltage scaling is slowed. While for non-memory device tunneling through gate oxide is an undesired phenomenon the operation of floating gate transistors in nonvolatile memory is dependent on tunneling. Therefore, analyzing the tunneling mechanism of the proposed MLGNR-CNT based floating gate transistor is a critical part of our concept evaluation. The complete design of a 8 bit NAND flash with our proposed MLGNR-CNT based floating gate transistor is shown in Figure 2 . In this paper, the programming and erase operations of the proposed transistor are explained by the Fowler Nordheim (FN) tunneling mechanism. The rest of the paper is organized as follows. Section II presents the fundamentals of the Fowler Nordheim (FN) Tunneling, which would be utilized to realize the operation of our proposed MLGNR-CNT floating gate transistor. Section III explains how the programming and erasing operations of the MLGNR-CNT floating gate transistor would depend on the tunneling mechanism. Section IV provides the results and analysis. Finally, Section V concludes the paper with a brief introduction to future work. and bulk are grounded. For oxide layers thicker than 6nm, the tunneling current mechanism is explained by Fowler-Nordheim electron tunneling in MOS structures [6] . The Fowler Nordheim tunneling mechanism is widely used in non-volatile memory (NVM) for mainly three reasons: (i) tunneling is a pure electrical phenomenon, (ii) it requires very small programming current (< 1nA) per cell thus allowing many cells to be programmed at a time [11] , and (iii) it allows very fast programming, which is a fundamental requirement for NVM technologies. FN tunneling is adopted in NAND flash memory, which is the most popular, dense and cost effective.
Channel hot electron (CHE) programming consists of applying a relatively high voltage (4~6 V for CMOS FGT) at the drain and a higher voltage (8~11 V for CMOS FGT) at the control gate while source and body are grounded. With this biasing condition a fairly large current (0.3 to 1 mA for CMOS FGT) flows in the cell and the hot electrons generated in the channel acquire sufficient energy to jump the gate oxide barrier and get trapped into the floating gate. Most NOR-type Flash memories utilize CHE programming. A third tunneling phenomenon, known as direct tunneling, can take place with ultra-thin oxide layers (2-5nm) at low or no biasing voltages [7] . There is a debate whether FN or direct tunneling is appropriate for 5nm~6nm oxide thickness because some researchers demand that FN tunneling is dominant for oxide thickness ≥ 4nm [1] . It is evident that FN tunneling is more dominant than direct tunneling when high electric field is applied. Most of the emerging NVM designs like the one presented in [12] - [15] propose to use a programming voltage around 15-20V. To be in coherence with the currently used programming voltage we anticipate using a programming voltage around 15V in our proposed design. That's why we mainly focus on FN tunneling based programing.
Fowler-Nordheim tunneling is the process where electrons tunnel through a barrier (gate oxide of a transistor) under the influence of a high electric field. It is a quantum mechanical process, where the electrons are injected by tunneling into the conduction band of the oxide through a triangular energy barrier (Figure 3 ). At high electric field band-bending takes place that results in apparent thinning of the barrier. 
(1)
The defining parameter for FN tunneling is the potential drop (V OX ) across control oxide. V OX should be greater than the barrier (V OX > Φ B ). The carriers (electrons) see a triangular barrier as in Figure 3 . The tunneling current (J FN ) is dependent on the barrier (Φ B ) seen by the carriers from the channel and the electric field across tunnel oxide as illustrated in (1) . The dependence is dominated by the exponential term. From (1), it is observed that J FN depends exponentially on Φ B . Therefore, higher Φ B leads to significantly lower J FN . Higher electric field (E) leads to larger tunneling current.
II. PROGRAMMING AND ERASING OF THE PROPOSED
FLOATING GATE TRANSISTOR Figure 4 shows the internal capacitive model of the proposed FGT. The dynamic behavior of the FGT is dependent on a critical parameter known gate control ratio (GCR). GCR is defined as the ratio of the capacitance C FG and the total capacitance (C T ) associated with the control and floating gate as shown in Figure 4 . Here C T is given by (2) . The voltage of the floating gate (V FG ) is dependent on the capacitances, control gate voltage (V GS ) and the accumulated charge on the floating gate (Q FG ) as shown in (3). During programming the source and the body terminals are connected to 0V. In silicon FGT, drain terminal is always connected to 0V during programming. In the proposed MLGNR-CNT FGT the drain is connected to a minimum voltage (50mV in this case) to increase the electron density in the graphene channel. In order to simplify the equations this very low drain voltage is considered to be 0V in the analysis. In conventional silicon FGT, the large substrate can supply enough charge to the floating gate. This is not the case in the proposed FGT. Besides very high control gate voltage (V GS ) is used in order to realize only the FowlerNordheim tunneling effects on the device operation while effects from other sources are minimized. During the programming let us consider that the initial charge Q FG =0. With a voltage V GS =15V at the control gate of the MLGNR-CNT FGT and a GCR value of 0.6 the value of V FG would be 9V according to (3) . This would lead to a voltage scenario as in Figure 4 that will result in a large tunneling current density (J in ) from the channel to the floating gate. On the other hand outward tunneling current density (J out ) is comparatively low because of the lower potential difference (15V-9V=6V) and thicker insulating oxide layer between the floating gate and the control gate. The thickness of the control oxide is always greater than the tunnel oxide. Therefore, J in is much higher than J out (Figure 5.) . The relative strength of J in and J out are drawn along the Y-axis in Figure 5 for illustration. As time progresses, more electrons are accumulated on the floating gate taking its potential below 9V (which was the potential of the floating gate for a given GCR and programing voltage when there was no charge accumulation). Negative charge accumulation on floating gate lowers V FG , which leads to lower potential difference between the source and the floating gate. As a consequence J in decreases gradually as shown in Figure 6 . However, during this process the potential difference between the floating gate and the control gate increases, which leads to higher J out as shown in Figure 6 . As long V FG is larger than the potential difference between the control gate and the floating gate J in remains larger than J out . At one time point t = t sat J in will be equal to J out . The negative charge accumulated at t sat when J in =J out represents the maximum charge that can be accumulated on the floating gate. This provides the range of programing voltage and time. The device will not useful as a nonvolatile memory cell for the range where J in <J out . III. RESULT AND ANALYSIS An important part of this analysis is to estimate J in and J out , both of which can be modeled as FN tunneling current. One of the most widely approached FN tunneling current (J FN ) in the MOSFET structure is the Wentzel-Kramers-Brillouin (WKB) approximation as shown in (4) [3] . The parameters A and B depend on the work function or the barrier height (Φ B ) at the interface between the tunneling oxide and the electron emitter and the effective mass of the tunneling electron m ox . The work function is a property of the surface of the material. It depends on the crystal structure and the configurations of the atoms at the surface. A and B can be derived from FN plot (J FN /E 2 vs. 1/E) as in [1] - [3] . Here, the induced electric field E is given by (5) . By replacing E in (4) we get J FN as in (6) . For source voltage V S =0V, J FN will be given by (7) .
Here, A The subsequent paragraphs present the analysis of tunneling current during the programming and erasing operation of the proposed floating gate transistor based on the above models.
a. Programming Figure 6 shows the dependence of the FN tunneling current density (J FN ) on the control gate voltage (V GS ) for a given control gate coupling ratio (GCR). This set of graph is generated from equations (3) and (7). As can be seen J FN during programming increases with the increase of both the control gate voltage and GCR. Figure 8 shows the variation J FN with V GS for different tunnel oxide thickness (X TO ). It is observed that for a given X TO , J FN increases with V GS . However, J FN increases significantly when X TO is less than 7nm. According to ITRS 2011, semiconductor industry has already adopted 6nm tunneling oxide for 18-nm and 22-nm technology nodes. While 5nm tunnel oxide is predicted for 8-14nm technology nodes. Therefore, for technology nodes below 20nm, high tunneling current density will affect the reliability of the tunnel oxide. b. Erasing Operation During the erasing operation a negative voltage would be applied at the control gate. We have performed the same set of analysis (as in Figure 6 and Figure 7) for the erasing operation. The same set of the Fowler Nordheim (FN) tunneling current density (J FN ) analysis is done for erasing operation. Figure 8 shows that J FN increases as the control gate voltage (V GS ) becomes more negative for a given GCR. Higher GCR leads to higher J FN because large control gate coupling will increase electron depletion rate from the floating gate to the MLGNR channel. Figure 9 shows the variation of J FN with V GS for different X TO during the erase operation. It is seen J FN increases with the increase of V GS in the negative direction for a given X TO . The tunneling current increases significantly when X TO is less than 7nm similar to the programing operation. According to the Table 1 , electrons face less barrier (2.75eV) in our proposed design than the conventional silicon FGT(3.07eV) and Si-SiO 2 -MLGNR FGT(3.07eV). Therefore, the required programming voltage would be lower than the existing designs. The programming tunneling current of our proposed device is compared with the existing FGTs in Figure  11 . It is clearly shown that our device require less programming voltage than the existing FGT designs. Figure 11 shows that our proposed MLGNR-SiO 2 -CNT FGT can be programmed at a very reduced voltage (~12V), while no programming (~0 tunneling current in Figure 11 ) is possible in case of Si-SiO 2 -PolySi FGT [11] and Si-SiO 2 -MLGNR [15] FGT. Therefore, for low power programming operation our proposed MLGNRSiO 2 -CNT FGT outperform the existing devices. Under high programming voltage, our MLGNR-SiO 2 -CNT FGT gain high programming current for little increment of V GS , while the programming current of the conventional devices [11] , [15] increase very slowly which require high V GS. For example, existing FGTs need more than V GS =15V for 0.01 A/cm 2 programming current while our device (red Figure 11 ) needs around V GS =12V only. IV. CONCLUSION AND FUTURE WORK It is concluded for faster programming and erasing higher FN tunneling current density (J FN ) can be achieved by higher control gate voltage and scaling down the thicknesses of the control gate oxide and tunnel oxide. However, higher tunneling current will severely damage the oxide's reliability. Therefore, an optimization among these crucial parameters is recommended. It is also clear that our proposed MLGNR-SiO 2 -CNT outperform the existing FGT design including graphene based design. Our future work will involve optimizing the supply voltage, tunneling current density and oxide thickness for optimum performance. Also, more accurate models for J FN and other electrical behaviors need to be developed.
c. Performance Comparison

